

Contents

Messages	iii
Keynote Speakers	xi
Committees	xvii

APPLIED TECHNOLOGIES IN RENEWABLE ENERGY AND SMART GRIDS

1. A Study on Green Energy Powered Cognitive Radio Network for Communication Network Architecture of Smart Grid <i>Naveen Kumar</i>	3
2. Techno-economic and Environmental Strategy for Optimal Planning of Dispatchable and Non-Dispatchable DG units in Distribution Systems <i>Tarannum Bahar, Omveer Singh, R.K. Viral and Nitin Kadiyan</i>	8
3. Estimation of Weibull Distribution Parameters and Wind Power Density for Wind Farm Site at Akal at Jaisalmer in Rajasthan <i>Mohammad Mohsin and K.V.S. Rao</i>	14
4. Performance Analysis of 25 MW Grid Connected Solar Photovoltaic Plant in Gujarat, India <i>Sandeep Singh Bhullar and Mahendra Lalwani</i>	20
5. Performance Analysis of Solar Powered DC-DC Buck Converter for Energy Harvesting IoT Nodes <i>Himanshu Sharma, Madhav Sharma, Chetan Sharma, Ahteshamul Haque and Zainul Abidin Jaffery</i>	26
6. Packing Factor Effects on the Performance of Photovoltaic Module for a Given Module Area <i>Md. Meraj, M. Emran Khan, G.N. Tiwari and Md. Istiyaque</i>	30
7. LQR based PI Controller Tuning for Transport Delay-Phase Locked Loop (TD-PLL) <i>Mohd Afroz Akhtar, Srishti Choudhury and Suman Saha</i>	34
8. Experimental Validation & Performance Analysis of 100kW Solar Photovoltaic System <i>Akhilesh Rai, Anmol Soni, Anmol Gupta and Ashish Thombre</i>	39
9. Estimation of Energy Production of Grid Connected Rooftop Solar Photovoltaic System at Nagar Nigam Kota, Rajasthan <i>Gauranshi Saxena and Lata Gidwani</i>	45
10. Levelized Cost of Electricity with Degradation of 10 MW Grid-Connected Photovoltaic Power Plant in Kalwakurthy, India <i>Radhy Rani Nagar and Lata Gidwani</i>	50
11. Solar Energy Potential of the State of Rajasthan in India <i>Vineet Kumar Mahaver and K.V.S. Rao</i>	56
12. A Five-Level PWM Inverter for Hybrid PV/Fuel Cell/Battery Standalone Power System <i>Avinash Pareek, Prashant Singh and Anmol Gupta</i>	62
13. Improved Design Analysis of Photovoltaic Modules and Arrays Under Varying Conditions <i>Mohd Faisal Jalil, Shahida Khatoon and Ibraheem Nasiruddin</i>	68

14. Smart Solar Energy Management to Power Computer Lab in Rural Areas <i>Neeraj Kumar Gupta, Aditya Kumar Singh, Ashish D. Thombre and Kirti Pal</i>	76
15. Application of Consensus Algorithm for Power Dispatch in Autonomous Microgrid <i>Rucha Joshi, Leena Heistrene, Elijah Toppo and Reema Patel</i>	81
16. Regression Models with Common Coefficients for Global Solar Radiation Estimation Under Different Climates in India <i>M. Azeem Ansari, M. Shahrukh Anis and Basharat Jamil</i>	86

COMPUTATIONAL INTELLIGENCE AND APPLICATIONS

17. SMS Advisory System for Medical Assistance by using Neuro Fuzzy System <i>Ankit Verma, Gaurav Agarwal and Shashank Bhardwaj</i>	93
18. Detecting Infrequent Weighted Patterns as Outliers using WFPG <i>Deepak Sinwar, Vijaypal Singh Dhaka and Manoj Kumar Sharma</i>	97
19. Modeling and Simulation of Fast Steering Mirror Plant for Laser beam pointing Application <i>Himanshu Chaudhary, Shahida Khatoon, Ravindra Singh and Ashish Pandey</i>	102
20. Performance Enhancement of Integrated Solar-Wind Hybrid Energy System using MPPT <i>Akanksha Sharma, H.P. Singh and S.K. Sinha</i>	107
21. Review Paper on Optimization of Handover Parameter in Heterogeneous Networks <i>Payal Mahajan and Zaheeruddin</i>	111
22. R-peak based Arrhythmia Detection using Hilbert Transform and Principal Component Analysis <i>Varun Gupta and Monika Mittal</i>	116
23. Detection of Tuberculosis based on Multiple Parameters using ANFIS <i>Ajay Kumar Shrivastava, Akash Rajak and Shashank Bhardwaj</i>	120
24. Adaptive Steganography via Image Complexity Analysis using 3D Color Texture Feature <i>Ridhima Grover, Dinesh Kumar Yadav, D.K. Chauhan and Suraj Kamya</i>	125
25. Parameter Identification of an Over-Determined and Over-Constrained System using PSO <i>L. Navinkumar Rao and Sanjay Gairola</i>	130
26. A Qualitative Analysis of Secured Handover Management Schemes for Mobile IPv6 Enabled Networks <i>Arun Kumar Tripathi and Surendra Kumar Tripathi</i>	135

CONTROL SYSTEMS AND APPLICATIONS

27. Wound Healing Therapy Machine <i>Anish Kapoor</i>	145
28. Fast Steering Mirror for Optical Fine Pointing Applications: A Review Paper <i>Himanshu Chaudhary, Shahida Khatoon, Ravindra Singh and Ashish Pandey</i>	150

-
- 29. Optimal Controller Design for Two Wheel Mobile Robot**
Shahida Khatoon, Devendra Kumar Chaturvedi, Naimul Hasan and Md Istiyaque 155
- 30. Piezoelectric Actuation and Motors: An Overview of Nonlinearities, Control and Emerging Industrial Applications**
Saikat Kumar Shome, Uma Datta, Arpita Mukherjee and Partha Bhattacharjee 160

EMERGING TRENDS IN ON-CHIP COMMUNICATIONS

- 31. Soft Computing based Ellipsoidal Fractal Antenna for Wide Band Applications**
Mohd. Gulman Siddiqui, A.K. Saroj, Devesh, R. Saxena, J.A. Ansari and S.S. Sayeed 165
- 32. Orthogonally Coupled Rectangular Patch Antenna for Wireless Smart Applications**
Abhishek Kumar Saroj, Devesh, Mohd. Gulman Siddiqui, J.A. Ansari, Neelesh Agrawal and Mukesh Kumar 171
- 33. Performance Analysis of Dual Half Circular Overlapped Microstrip Antenna**
Mukesh Kumar, J.A. Ansari, Rohini Saxena, Mohd. Gulman Siddiqui, Abhishek Kr. Saroj and S.S. Sayeed 175

POWER ELECTRONICS DRIVES AND ELECTROMECHANICAL ENERGY CONVERSION

- 34. Harmonics Minimization in 3-Level Inverter Waveform and its FPGA Realization**
Salman Ahmad, Zahoor Ahmad Ganie, Imtiaz Ashraf and Atif Iqbal 183
- 35. Simulation of Converter Topologies for PV Grid Connected System**
Swapnil Singh and Mahendra Lalwani 188
- 36. Design and Analysis of a New 31-Level Asymmetrical Multilevel Inverter Topology with Different PWM Techniques**
Shubham Kumar Gupta, Kuldeep Rathore and Praveen Bansal 194

POWER SYSTEM TECHNOLOGY

- 37. Energy Conservation: Analysis & Improvement through Energy Audit**
Sudhir Kumar Singh, Brajesh Kumar Tiwari and Alok Kumar Pandey 203
- 38. Contingency Analysis and Security Constraint based Optimal Power Flow in Power Network**
Deepak Yadav, Aditya Singh Chauhan and Brijesh Singh 210
- 39. A Brief Study on Optimal Placement of Phasor Measurement Unit**
Kajal Kaushal, Poonam Syal and S.K. Sinha 215
- 40. Condition Monitoring of Dielectrics**
Abdullah Bin Afzal, Upasana Jain and Nashet Ahmed Khan 221

RECENT TECHNOLOGICAL DEVELOPMENTS IN VLSI DESIGN AND TOOL AUTOMATION

- 41. Design of Power Efficient Low-Offset Dynamic Latch Comparator using 90nm CMOS Process**
Vikrant Varshney, Avaneesh K. Dubey, Ankur Kumar, Pratosh Kumar Pal and R.K. Nagaria 229
- 42. Optimized Channel Communication Performance of IoT based Devices: A Survey**
Satya Prakash Singh and Neelesh Ranjan Srivastava 234

43. Study and Analysis of Environmental Issues for Scaled Version of Si-Ge Heterojunction Bipolar Transistor	
<i>Alok Kumar Pandey, Arun Kumar and Sheetal Singh</i>	238
44. An Ultra Thin Body Nanoscale Dual Material Double Gate SOI MOSFET	
<i>Anil Kumar</i>	242
45. A Compact Tri Band Monopole Antenna with L Stub for WLAN/WiMAX Applications	
<i>Krishan Pratap Singh, Chandan and Gagandeep Bharti</i>	249
<i>AUTHOR INDEX</i>	254

Design and Analysis of a New 31-Level Asymmetrical Multilevel Inverter Topology with Different PWM Techniques

Shubham Kumar Gupta¹, Kuldeep Rathore² and Praveen Bansal³

^{1,2,3}Department of Electrical Engineering, MITS Gwalior, India

E-mail: ¹shubhamgsti@gmail.com, ²kuldeepathore4545@gmail.com
³pbansal444@gmail.com

Abstract— This paper presents an asymmetrical multilevel inverter topology with different pulse width modulation technique. The main objective of this paper is to increase the number of levels at the output voltage with less switches used. This proposed topology offers high power capability associated with less commutation losses, less total harmonic distortion (THD), and involves less number of switching devices and less number of voltage source in comparison of conventional topologies for 31-Level asymmetric multilevel inverter. This topology used asymmetric voltage sources is in nature, that required four asymmetric voltage sources and ten switching devices for producing 31-Level single phase output voltage. This paper presents the comparison of total harmonic distortion for different pulse width modulation technique, with different modulation index, and the simulation result of proposed topology for single phase 31-level multilevel inverter, which are carried out by using MATLAB/Simulink R2013a software version.

Keywords—Asymmetric Multilevel Inverter (ASMLI), Pulse Width Modulation (PWM), Total Harmonic Distortion (THD).

I. INTRODUCTION

Inverter is an electrical device which converts direct current (DC) to alternate current (AC). Multilevel inverter is an extended form of an inverter, which appears in power electronics systems in 1975, because of the requirement of the good quality of power, with better system efficiency [1]. Multilevel inverters becomes more popular over the years in high power medium voltage application because of its capability of handling the high power with less harmonic distortion (THD), good power quality, and reduced switching losses. When the level of output voltage increases the harmonics in the output voltage decreases. Two level inverter produces two levels ($+V_{DC}$ and $-V_{DC}$) in output, and Multilevel inverter is used to provide more than two voltage level at output, to achieve smoother and less distorted DC to AC power conversion at desired AC output voltage and it can generate a multiple step voltage waveform with less distortion and higher efficiency [5].

As compare with the two level inverter, Multilevel inverter have several advantages like lower commutation losses that's why the efficiency is improved, less dv/dt stress across the switch, lower harmonic contents, lower electromagnetic interference (EMI), and filter size is also reduced [2][3][4]. Multilevel inverter also have some disadvantages that is large number of power electronic switching devices required, with respective gate driver circuits, which makes the configuration complex and system costly [6].

The general concept of multilevel inverter is, utilizing a more number of semiconductor switches to perform the power conversion in small voltage steps. There are mainly three types of conventional multilevel inverter, Diode Clamped multilevel inverter (DCMLI) [7], Flying Capacitor multilevel inverter (FCMLI) [3], and Cascaded H-Bridge (CHB) multilevel inverter [8]. In DCMLI topology, as the number of levels in voltage increased, more number of clamping diodes required. In FCMLI topology, as the number of levels in voltage increased, more number of flying capacitor required. CHB multilevel inverter topology is the simplest topology among the all conventional topologies. In CHB multilevel inverter topology, clamping diodes and flying capacitors are not required, but as the number of levels in voltage increased, more number of DC voltage sources required.

Generally, Cascaded H-Bridge multilevel inverters can be classified in two types: Symmetric and Asymmetric multilevel inverters. When the value of DC voltage sources in H-bridges are equal, is called Symmetric multilevel inverters. When the value of DC voltage sources in H-bridges are unequal, is called Asymmetric multilevel inverter. Asymmetrical topologies required less switching devices and voltage sources as compared to symmetrical topologies for same levels in output voltage. This paper proposed a topology for 31-Level asymmetrical multilevel inverter, which required less number of switching devices in comparison with conventional topologies [4], shown in Table III. This paper used different pulse width modulation techniques (PWM) with different modulation index to analyze total harmonic distortion (THD) in the output voltage waveform.

II. PROPOSED TOPOLOGY

This paper presents a new topology based on asymmetrical multilevel inverter (ASMLI), shown in Fig. 1, which required four unequal voltage sources (V_1 , V_2 , V_3 , and V_4) and ten unidirectional switches (S_1 , S_2 , S_3 , S_4 , ..., S_{10}), which is combination of IGBT with antiparallel Diode, for 31 levels in output voltage of proposed asymmetric multilevel inverter. For 31-Level MLI, proposed topology produces maximum voltage ($V_4 + V_3$).

From Fig. 1, it is clear that switching combination of (S_1 , S_2), (S_3 , S_4), (S_5 , S_6), (S_7 , S_8), and (S_9 , S_{10}) should not be turned 'ON', simultaneously, to avoid short circuit across the voltages. To generate all the positive and negative levels in the output voltage, magnitude of the voltage sources