



Institutional Sign In

All



Search within Publication

ADVANCED SEARCH

Quick Links

Search for Upcoming Conferences
Browse Conferences > IEEE International Conference ... > 2018 2nd IEEE International Co...
IEEE Publication Recommender

IEEE Author Center

IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)

The proceedings of this conference will be available for purchase through Curran Associates.

Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2018 2nd IEEE International Conference on

Print on Demand **Purchase at Partner**

Copy Persistent Browse Title List Sign up for Conference Alerts
Link

Proceedings

All Proceedings

Popular

2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)
22-24 Oct. 2018

DOI: 10.1109/ICPEICES44560.2018

Search within results



Export Email Selected Results

Showing 1-5 of 5 Department of Electrical Engineering, Madhav Institute of Technology and Science, Gwalior, India ✕
Department of Electrical Engineering, MITS Gwalior, India ✕
Department of Electrical Engineering, Madhav Institute of Technology & Science, Gwalior (M.P.), India ✕
Dept. of Electrical Engineering, MITS, Gwalior, India ✕

Filter

Sort

Sequence Sort

Email

Refine

Author

Affiliation

Quick Links

Search for Upcoming Conferences
IEEE Publication Recommender
IEEE Author Center

Grey Wolf optimization Algorithm for Optimal Siting and Sizing of Capacitors

Vivek Pratap Singh Bhadouria; Laxmi Srivastava
Publication Year: 2018 , Page(s): 23 - 28

► Abstract [HTML](#)

Grey Wolf optimization Algorithm for Optimal Siting and Sizing of Capacitors

Vivek Pratap Singh Bhadouria; Laxmi Srivastava
2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)
Year: 2018

Order Reduction of Linear Time Invariant System using Particle Swarm Optimization

Proceedings


The proceedings of this conference will be available for purchase through Curran Associates.

Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2018 2nd IEEE International Conference on

Print on Demand **Purchase at Partner**

Shubham Kumar Gupta; Himanshu Gupta; Tanmay Shrivastava; Kuldeep Rathore
Publication Year: 2018 , Page(s): 29 - 32
Cited by: Papers (1)

▶ Abstract **HTML**  

- Order Reduction of Linear Time Invariant System using Particle Swarm Optimization** 

Shubham Kumar Gupta; Himanshu Gupta; Tanmay Shrivastava; Kuldeep Rathore
2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)
Year: 2018


- Power Quality Disturbance Prediction using PNN** 

Richa Sharma; Laxmi Srivastava
Publication Year: 2018 , Page(s): 299 - 304
Cited by: Papers (1)

▶ Abstract **HTML**  


- Power Quality Disturbance Prediction using PNN** 

Richa Sharma; Laxmi Srivastava
2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)
Year: 2018

- Reduced Device Count Asymmetrical Multilevel Inverter Topology Using Different PWM Techniques** 

Shubham Kumar Gupta; Praveen Bansal
Publication Year: 2018 , Page(s): 343 - 348
Cited by: Papers (1)

▶ Abstract **HTML**  


- Reduced Device Count Asymmetrical Multilevel Inverter Topology Using Different PWM Techniques** 

Shubham Kumar Gupta; Praveen Bansal
2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)
Year: 2018

- A New 15-Level Asymmetrical Multilevel Inverter Topology with Reduced Number of Devices for Different PWM Techniques** 

Kuldeep Rathore; Praveen Bansal
Publication Year: 2018 , Page(s): 355 - 360
Cited by: Papers (1)

▶ Abstract **HTML**  

- A New 15-Level Asymmetrical Multilevel Inverter Topology with Reduced Number of Devices for Different PWM Techniques** 

Kuldeep Rathore; Praveen Bansal
2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)
Year: 2018

IEEE Personal Account

CHANGE
USERNAME/PASSWORD

Purchase Details

PAYMENT OPTIONS
VIEW PURCHASED
DOCUMENTS

Profile Information


COMMUNICATIONS
PREFERENCES
PROFESSION AND
EDUCATION
TECHNICAL INTERESTS

Need Help?

US & CANADA: +1 800 678
4333
WORLDWIDE: +1 732 981
0060
CONTACT & SUPPORT

Follow



[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Accessibility](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [IEEE Ethics Reporting](#)  | [Sitemap](#) | [IEEE Privacy Policy](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2023 IEEE - All rights reserved.

IEEE Account

- » [Change Username/Password](#)
- » [Update Address](#)

Purchase Details

- » [Payment Options](#)
- » [Order History](#)
- » [View Purchased Documents](#)

Profile Information

- » [Communications Preferences](#)
- » [Profession and Education](#)
- » [Technical Interests](#)

Need Help?

- » **US & Canada:** +1 800 678 4333
- » **Worldwide:** +1 732 981 0060
- » [Contact & Support](#)

[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Accessibility](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [Sitemap](#) | [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2023 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Reduced Device Count Asymmetrical Multilevel Inverter Topology Using Different PWM Techniques

Shubham Kumar Gupta
Department of Electrical Engineering
MITS Gwalior, India
shubhamgsti@gmail.com

Praveen Bansal
Department of Electrical Engineering
MITS Gwalior, India
pbansal444@gmail.com

Abstract— This paper presents a new topology in a multilevel inverter (MLI) field with reduce device count and less number of dc voltage source with different PWM technique. This Proposed topology offers high power capability associated with less commutation losses, less total harmonic distortion (THD). For a specific number of levels in output, proposed topology required less switching components and DC voltage sources in comparison of Conventional topologies. This topology used asymmetric voltage sources is in nature, that required three asymmetric voltage sources and eight switching devices for producing 15-Level single phase output voltage. This topology is simple and optimal, which can be easily extended for higher level in output voltage of multilevel inverter. This paper presents the comparison of total harmonic distortion, with different pulse width modulation technique, with different modulation index, and the simulation result of proposed topology for single phase 15-level multilevel inverter, which are carried out by using MATLAB/Simulink R2013a software version.

Keywords— Multilevel Inverter (MLI), Pulse Width Modulation (PWM), Total Harmonic Distortion (THD)

I. INTRODUCTION

Multilevel inverter (MLI) is an extended form of an inverter, which appears in power electronics systems in 1975, because of the requirement of the good quality power, with better system efficiency [1]. Multilevel inverters becomes more popular over the years in high power medium voltage application because of its capability of handling the high power with less harmonic distortion (THD), reduced switching losses and good power quality. As the number of levels in output voltage waveform increases, harmonics in the output voltage waveform decreases. In comparison with two level inverter, multilevel inverter has several advantages like lower commutation losses that's why efficiency is improved, less dv/dt stress across the switch, lower harmonic contents, lower electromagnetic interference (EMI), and reduced filter size [2][3][4]. In multilevel inverter (MLI) requirement of power electronics switching components is more, which makes configuration complex and costly [5], can be considered as a disadvantage of MLI.

Multilevel inverter is used to generate a multiple step output waveform, to achieve smoother and less distorted DC to AC power conversion at desired AC output voltage [6]. The general concept of multilevel inverter is, utilizing a more number of semiconductor switches to perform the power conversion in small voltage steps. There are mainly three types of conventional multilevel inverter, Diode clamped multilevel inverter (DCMLI) [7], Flying capacitor

multilevel inverter (FCMLI) [2], and cascaded H-bridge (CHB) multilevel inverter [8]. In DCMLI topology, as the number of levels in voltage increased, more number of clamping diodes required. In FCMLI topology, as the number of levels in voltage increased, more number of flying capacitor required. CHB multilevel inverter topology is the simplest topology among the all conventional topologies. In CHB multilevel inverter topology, clamping diodes and flying capacitors are not required, but as the number of levels in voltage increased, more number of DC voltage sources required.

Generally, CHB multilevel inverters can be classified in two types: Symmetric and Asymmetric multilevel inverters. When the value of DC voltage sources in H-bridges are equal, is called Symmetric multilevel inverters. When the value of DC voltage sources in H-bridges are unequal, is called Asymmetric multilevel inverter. Asymmetrical topologies required less switching devices and voltage sources as compared to symmetrical topologies for same levels in output voltage. This paper proposed a topology for Asymmetrical multilevel inverter, which required less number of switching devices in comparison with conventional topologies [4]. For 15-Level MLI total device count required in proposed topology is compared with conventional topologies, shown in Table III. This paper used different pulse width modulation techniques to analyze total harmonic distortion in the output voltage waveform.

II. PROPOSED TOPOLOGY

This paper proposed a topology based on asymmetrical multilevel inverter, shown in Fig. 1, which required N unequal voltage sources ($V_1, V_2, V_3, \dots, V_N$) and $(2N+2)$ unidirectional switches ($S_1, S_2, S_3, S_4, \dots, S_{(2N+2)}$), for (2^N-1) levels in output voltage of proposed multilevel inverter. Generally, the proposed topology produces maximum voltage ($V_n + V_{n-1}$). The proposed topology starts with 7 level, for which two unequal voltage sources and six unidirectional switches, consists of IGBT with an antiparallel diode, required. For generating all positive and negative levels, magnitude of voltage sources ($V_1:V_2$) should be in the ratio of (1:2).

To generate 15-Level MLI, proposed topology required three unequal voltage sources and eight unidirectional switches, shown in Fig. 2, it is clear that switching combination of (S_1, S_2), (S_3, S_4), (S_5, S_6), and (S_7, S_8) should not be turned 'ON', simultaneously, to avoid